Thread Tranquilizer

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Thread Tranquilizer: Dynamically Reducing Performance Variation

To realize the performance potential of multicore systems, we must effectively manage the interactions between memory reference behaviour and the operating system policies for thread scheduling and migration decisions. We observe that these interactions lead to significant variations in the performance of a given application, from one execution to the next, even when the program input remains u...

متن کامل

Thread Thread Thread Thread Thread Thread �

We present the design and implementation of Arachne, a threads system that can be interfaced with a communications library for multi-threaded distributed computations. In particular, Arachne supports thread migration between heterogeneous platforms, with dynamic stack size management and recursive thread functions. Arachne is eecient, exible and portable | it is based entirely on C and C++. To ...

متن کامل

Thread A Thread B Thread C

In this paper we classify simultaneous multithreaded architectures based on how they select instructions issued in a single cycle. This classiication allows us to study the present trend of technology as well as to explore the new avenues for improvements in simultaneous multithreaded architectures. Based on our classi-cation, we study the impact of various parameters of simultaneous multithrea...

متن کامل

Time More speculative Thread 1 Thread 2 Spawned Thread 2 Thread 2 finishes Thread

With the current trend toward multicore architectures, improved execution performance can no longer be obtained via traditional single-thread instruction level parallelism (ILP), but, instead, via multithreaded execution. Generating thread-parallel programs is hard and thread-level speculation (TLS) has been suggested as an execution model that can speculatively exploit thread-level parallelism...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ACM Transactions on Architecture and Code Optimization

سال: 2012

ISSN: 1544-3566,1544-3973

DOI: 10.1145/2086696.2086725